[ Up ] [ Docs Home ]

Bitfields for Intel 82371FB/82371SB SMI Control Register

 [ Back ] [ Next ]
Bit Description

7 - 5

reserved

4 - 3

Fast-Off Timer freeze/granularity selection
00 = one minute granularity (assuming 33 MHz PCICLK)
01 = disabled (frozen)
10 = one PCICLK
11 = one millisecond

2

STPCLK# scaling enable
1 = enable Clock Scale bytes in PCI configuration space

1

STPCLK# signal enable
1 = assert STPCLK# on read from PORT 00B2h

0

SMI# Gate
1 = enable SMI# on system management interrupt

Note:

Bit 1 is cleared either with an explicit write of 0 here, or by any write to PORT 00B2h.
Bit 0 does not affect the recording of SMI events, so a pending SMI will cause an immediate SMI# when the bit is set.

See Also:

#01167,#01079