Bitfields for Intel 82371MX Local Trap SMI Enable/Status registers

7 - 6

5

4

3

2

1

0

Note:

A set bit indicates in the Enable register turns generation of SMI# on I/O accesses to the address region used by the selected device; a set bit in the Status register indicates which trap caused an SMI# interrupt.

See Also:

#01168