[ Up ] [ Docs Home ]

Bitfields for AMD-645 PM SCI Interrupt Configuration register

 [ Back ] [ Next ]
Bit Description

7 - 4

reserved (0)

3 - 0

interrupt assignment
0000 = disabled
0001 = IRQ1
0010 = reserved
0011 = IRQ3
0100 = IRQ4
0101 = IRQ5
0110 = IRQ6
0111 = IRQ7
1000 = IRQ8
1001 = IRQ9
1010 = IRQ10
1011 = IRQ11
1100 = IRQ12
1101 = IRQ13
1110 = IRQ14
1111 = IRQ15

See Also:

#01049