[
Up
]
[
Docs Home
]
Bitfields for AMD-645 MIRQ Pin Configuration register
[
Back
]
[
Next
]
Bit
Description
7 - 3
reserved (0)
2
select MASTER# instead of MIRQ2
1
select KEYLOCK instead of MIRQ1
0
select APICCS# instead of MIRQ0
See Also:
#01011,
#01029