[ Up ] [ Docs Home ]

Bitfields for AMD-645 Distributed DMA Base/Enable register

[ Back ] [ Next ]
Bit Description

15 - 4

base address bits 15-4 for Channel N

3

enable DMA channel

2 - 0

reserved (0)

See Also:

#01011