Up ] Docs Home ]

Bitfields for PicoPower Vesuvius V3-LS I/O configuration address register

Back ] Next ]

Bit Description

15 - 10

reserved

9 - 1

configuration I/O address

0

configuration address register enable

See Also:

#00971