Make your own free website on Tripod.com
Up ] Docs Home ]

Format of ExCa memory-mapped registers

Back ] Next ]

Offset Size Description

00h

BYTE

identification and revision register

01h

BYTE

interface status register

02h

BYTE

power control register

03h

BYTE

interrupt and general control

04h

BYTE

card status change

05h

BYTE

card status change interrupt configuration

06h

BYTE

address window enable

07h

BYTE

I/O window control register

08h

WORD

I/O window 0 start address

0Ah

WORD

I/O window 0 end address

0Ch

WORD

I/O window 1 start address

0Eh

WORD

I/O window 1 end address

10h

WORD

memory window 0 start address

12h

WORD

memory window 0 end address

14h

WORD

memory window 0 offset address

16h

2 BYTEs

user-defined

18h

WORD

memory window 1 start address

1Ah

WORD

memory window 1 end address

1Ch

WORD

memory window 1 offset address

1Eh

BYTE

user-defined

1Fh

BYTE

reserved

20h

WORD

memory window 2 start address

22h

WORD

memory window 2 end address

24h

WORD

memory window 2 offset address

26h

2 BYTEs

user-defined

28h

WORD

memory window 3 start address

2Ah

WORD

memory window 3 end address

2Ch

WORD

memory window 3 offset address

2Eh

2 BYTEs

user-defined

30h

WORD

memory window 4 start address

32h

WORD

memory window 4 end address

34h

WORD

memory window 4 offset address

36h

10 BYTEs

user-defined

---optional---

40h

BYTE

memory window 0 start address high byte

41h

BYTE

memory window 1 start address high byte

42h

BYTE

memory window 2 start address high byte

43h

BYTE

memory window 3 start address high byte

44h

BYTE

memory window 4 start address high byte

45h - 7FFh

1979 BYTEs

user-defined

See Also:

#00890